

# (12) Op-Amp Circuits: CMOS Op-Amp

Reference: Neamen, Chapter 13

## Learning Outcome

**Able to:**

- Describe and analyze the dc and ac characteristics of CMOS op-amp circuits.

### 12.0) CMOS Op-Amp Circuits

- Most CMOS op-amps:
  - are designed for specific on-chip applications
  - only required to drive capacitive loads of few pF
  - do not need low-resistance output stage
  - do not need electrostatic input protection devices if the op-amp inputs are not connected directly to IC external terminals
- Two designs will be considered:
  - MC14573 CMOS op-amp circuit
  - Folded-cascode op-amp
- DC and small-signal analysis will be performed.

### 12.1) MC14573 CMOS Op-Amp Circuit

- Input Stage:**
  - $M_1$  and  $M_2$ : PMOS input differential pair.
  - $M_3$  and  $M_4$ : NMOS active load.
  - $M_5$  and  $M_6$ : current mirror for input stage biasing, reference current  $I_{set}$  can be determined by  $R_{set}$

Figure 13.14: MC14573 CMOS op-amp equivalent circuit.

### 12.1) MC14573 CMOS Op-Amp Circuit (Cont)

- Second Stage (also Output Stage):**
  - $M_7$ : common-source -connected transistor.
  - $M_8$ : provides bias current for  $M_7$ , also acts as active load.
  - Capacitor  $C_1$ : internal feedback compensation (Miller compensation) to provide stability.

Figure 13.14: MC14573 CMOS op-amp equivalent circuit.

### 12.1) MC14573 CMOS Op-Amp Circuit (Cont)

#### 12.1.1) DC Analysis

- Assuming  $M_5$  and  $M_6$  are matched, the reference and input-stage bias currents are given by:
 
$$I_{set} = I_Q = \frac{V^+ - V^- - V_{SG5}}{R_{set}} \quad (13.36)$$
- The reference current and source-to-gate voltage  $V_{SG5}$  are also related by:
 
$$I_{set} = K_{p5} (V_{SG5} + V_{TP})^2 \quad (13.37)$$

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.1) DC Analysis (Cont)**

- The quiescent bias currents can be changed by changing resistor  $R_{set}$ .
- If transistors  $M_6$  and  $M_8$  are identical to  $M_5$ , then their currents:

$$I_{D6} = I_{D8} = I_{D5} = I_{set}$$

since  $V_{SG6} = V_{SG8} = V_{SG5}$ .

7

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.1) DC Analysis (Cont)**

**Example 13.8**

**Objective:** Determine the dc bias currents in the MC14573 op-amp.

Assume transistor parameters of  $|V_T| = 0.5$  V (all transistors),  $k'_n = 100 \mu\text{A/V}^2$ ,  $k'_p = 40 \mu\text{A/V}^2$ , and the circuit parameters of  $V^+ = 5$  V,  $V^- = -5$  V, and  $R_{set} = 225$  k $\Omega$ .

Assume transistor width-to-length ratios of **6.25** for  $M_3$  and  $M_4$ , and **12.5** for all other transistors.

8

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.1) DC Analysis (Cont)**

**Example 13.8 (Cont)**

**Solution:** For  $M_5$  and  $M_6$ , the conduction parameters are:

$$K_p = (k'_p/2)(W/L)_5 = (40\mu/2)(12.5) = 0.25 \text{ mA/V}^2$$

Combining Equations (13.36) and (13.37) yields the source-to-gate voltage of  $M_5$ :

$$K_p (V_{SG5} + V_{TP})^2 = (V^+ - V^- - V_{SG5}) / R_{set}$$

9

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.1) DC Analysis (Cont)**

**Example 13.8 (Cont)**

or  $(0.25\text{m})(V_{SG5} - 0.5)^2 = (5 - (-5) - V_{SG5}) / 225\text{k}$

which yields  $V_{SG5} = 0.9022$  V  $\frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$

From Equation (13.36),

$$I_{REF} = I_Q = (10 - 0.9022)/225\text{k} = 40.4 \mu\text{A}$$

The quiescent drain currents in  $M_7$  and  $M_8$  are then also **40.4  $\mu\text{A}$** , and the currents in  $M_1$  through  $M_4$  are **20.2  $\mu\text{A}$** .

10

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.1) DC Analysis (Cont)**

**Do Ex 13.8**

11

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.2) Small-Signal Analysis**

- The small-signal differential **voltage gain of input stage:**

$$A_d = \sqrt{2K_{p1}I_Q} (r_{o2} || r_{o4}) \quad (13.38)$$

where  $r_{o2}$  and  $r_{o4}$  are output resistances of  $M_2$  and  $M_4$  respectively.

- Input impedance to the 2<sup>nd</sup> stage is essentially infinite. Hence, no loading effect due to 2<sup>nd</sup> stage.
- Assuming  $\lambda$  is identical for all transistors,

$$r_{o2} = r_{o4} = \frac{1}{\lambda I_D} = \frac{1}{\lambda(I_Q/2)} \quad (13.39)$$

12

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.2) Small-Signal Analysis (Cont)**

• The **magnitude** of the **gain of the second stage**:

$$A_{v2} = g_{m7}(r_{o7} || r_{o8}) \quad (13.40)$$

where  $g_{m7} = 2\sqrt{K_{n7}I_{D7}}$   
and  $r_{o7} = r_{o8} = 1 / \lambda_{D7}$

→ Equation (13.40) implies that there is no loading effect due to an external load connected at output.

Note: The open-loop gain of a CMOS op-amp is generally less than that of a bipolar op-amp, but the use of active loads provides acceptable results.<sup>13</sup>

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.2) Small-Signal Analysis (Cont)**

**Example 13.9**

**Objective:** Determine the small-signal voltage gains of the input and second stages, and the overall voltage gain, of the **MC14573 op-amp**.

Assume the same transistor and circuit parameters as in **Example 13.8**. Let  $\lambda = 0.02 \text{ V}^{-1}$  for all transistors.

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.2) Small-Signal Analysis (Cont)**

**Example 13.9 (Cont)**

**Solution:** The conduction parameters of  $M_1$  and  $M_2$  are

$$\rightarrow K_{p1} = K_{p2} = (k'_p/2)(W/L)_1 = 0.25 \text{ mA/V}^2$$

and the output resistances are

$$\rightarrow r_{o2} = r_{o4} = 1 / (\lambda I_{D1}) = 2.475 \text{ M}\Omega$$

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.2) Small-Signal Analysis (Cont)**

**Example 13.9 (Cont)**

From Equation (13.38), the gain of the input stage is then

$$A_d = \sqrt{2K_{p1}I_{Q1}}(r_{o2} || r_{o4}) = 176$$

The transconductance of  $M_7$  is

$$g_{m7} = 2\sqrt{(k'_n/2)(W/L)_7 I_{D7}} = 0.3178 \text{ mA/V}$$

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.2) Small-Signal Analysis (Cont)**

**Example 13.9 (Cont)**

and the output resistances of  $M_7$  and  $M_8$  are

$$\rightarrow r_{o7} = r_{o8} = 1 / (\lambda I_{D7}) = 1.238 \text{ M}\Omega$$

From Equation (13.40), the gain of the second stage is then

$$\rightarrow A_{v2} = g_{m7}(r_{o7} || r_{o8}) = (0.3178 \text{ m})(1.238 \text{ M} || 1.238 \text{ M}) = 197$$

Finally, the overall voltage gain of the op-amp is

$$A_v = A_d A_{v2} = (176)(197) = 34,672$$

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.2) Small-Signal Analysis (Cont)**

**Problem 13.29**

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**12.1.2) Small-Signal Analysis (Cont)**

**Do Ex 13.9**

19

**Skip 12.2) Cascode CMOS Op-Amp Circuits**

- The voltage gain of an amplifier can be increased by using a cascode configuration.

**Figure 13.16:** (a) Classical cascode stage  
(b) Folded-cascode stage

20

**12.2) Cascode CMOS Op-Amp Circuits (Cont)**

- Figure 13.16 (a) → Conventional cascode configuration**
  - Consists of 2 transistors in series.
  - $M_1$  = common-source amplifying device, dc current  $I_{D1}$  is determined by input voltage  $v_i$
  - $M_2$  = common-gate configuration.
  - $I_{D1}$  is input signal to  $M_2$
  - Output is taken off the drain of cascode transistor.
  - AC current is through both transistors and dc power supply.

(a)

21

**12.2) Cascode CMOS Op-Amp Circuits (Cont)**

- Figure 13.16 (b) → Folded-cascode configuration**
  - DC current  $I_1$  in  $M_1$  determined by input voltage  $v_i$
  - DC current in  $M_2 = I_2$
  - $I_2 = I_Q - I_1$
  - AC current is through both transistors and ground.
  - AC currents in  $M_2$  &  $M_1$ , **equal in magnitude but opposite in directions**
  - **current is folded back**
  - **folded cascode circuit**

(b)

22

**12.3) CMOS Folded-Cascode Op-Amp**

**Figure 13.17:** CMOS folded-cascode amplifier.

23

**12.3) CMOS Folded-Cascode Op-Amp (Cont)**


- Folded-cascode configuration can be applied to the diff-amp as shown in **Figure 13.17**
  - $M_1$  and  $M_2$ : PMOS input differential pair.
  - $M_5$  and  $M_6$ : cascode transistors.
  - $M_7$  to  $M_{10}$ : form a modified Wilson current mirror acting as active load.
  - The biasing  $V_{B1}$  and  $V_{B2}$  must be provided by a separate network.

24



**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**Problem 13.29 (Cont)**



31

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**Problem 13.29 (Cont)**

(i)

$$I_{D3} = (k'_p/2)(W/L)_3(V_{SG3} + V_{TP})^2$$

$$150\mu = (40\mu/2)(50)(V_{SG3} - 0.4)^2$$

$$V_{SG3} = 0.7873 \text{ V}$$

$$\begin{aligned} R_{D1} &= V_{SG3} / I_{D1} \\ &= V_{SG3} / (I_Q/2) \\ &= 0.7873 / (200\mu/2) \\ &= \mathbf{7.87 \text{ k}\Omega} \end{aligned}$$

32

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**Problem 13.29 (Cont)**

(i)

$$I_{D4} = (k'_n/2)(W/L)_4(V_{GS4} - V_{TN})^2$$

$$200\mu = (100\mu/2)(40)(V_{GS4} - 0.4)^2$$

$$V_{GS4} = 0.7162 \text{ V}$$

$$V_{G4} = V_O + V_{GS4} = 0 + 0.7162 = \mathbf{0.7162 \text{ V}}$$

$$\begin{aligned} R_{D2} &= (V_{G4} - (V^-)) / I_{D3} \\ &= (0.7162 - (-3)) / (150\mu) = \mathbf{24.8 \text{ k}\Omega} \end{aligned}$$

$$\begin{aligned} R_S &= (V_O - (V^-)) / I_{D4} \\ &= (0 - (-3)) / (200\mu) = \mathbf{15 \text{ k}\Omega} \end{aligned}$$

33

**12.1) MC14573 CMOS Op-Amp Circuit (Cont)**

**Problem 13.29 (Cont)**

(ii)

$$A_{d1} = (g_{m1} R_{D1})/2$$

$$g_{m1} = 2 \text{ SQRT}[(k'_n/2)(W/L)_1(I_Q/2)]$$

$$= 2 \text{ SQRT}[(100\mu/2)(20)(200\mu/2)]$$

$$= 0.6325 \text{ mA/V}$$

$$A_{d1} = ((0.6325\text{m})(7.87\text{k}))/2 = \mathbf{2.49}$$

$$A_2 = \mathbf{-19.21} \quad (\text{given})$$

$$A_3 = \mathbf{1} \quad (\text{assume})$$

$$\begin{aligned} A &= A_{d1} \times A_2 \times A_3 \\ &= (2.49) \times (-19.21) \times (1) = \mathbf{-47.8} \end{aligned}$$

34