


Name:
 Student ID Number:
 Section:
 Table Number:
 Lecturer: Dr Azni Wati/ Dr Jamaludin/
 Dr Jehana Ermy

**UNIVERSITI
 TENAGA
 NASIONAL**



College of Engineering
 Department of Electronics and Communication Engineering

Test 2

SEMESTER 2, ACADEMIC YEAR 2014/2015

Subject Code : **EEEE273**
 Course Title : **Electronics Analysis & Design II**
 Date : **17 January 2015**
 Time Allowed : **1 hour 45 minutes**

Instructions to the candidates:

1. Write your Name, Student ID Number, Section, and Table number. Indicate your Lecturer.
2. Write all your answers **using pen. DO NOT USE PENCIL** except for the diagram.
3. **ANSWER ALL QUESTIONS.**
4. **WRITE YOUR ANSWER ON THIS QUESTION PAPER.**
5. For all calculations, use $V_T = 26 \text{ mV}$ when necessary.

NOTE: DO NOT OPEN THE QUESTION PAPER UNTIL INSTRUCTED TO DO SO.

☺ **GOOD LUCK!** ☺

Question No.	1	2	3	Total
Marks				

Question 1 [40 marks]

The circuit in **Figure 1** has a pair of npn bipolar transistors as input devices and three-pnp-bipolar-transistor circuit connected as an active load. The differential amplifier circuit is biased with a constant current source $I_Q = 0.2 \text{ mA}$ that has an output resistance $R_{OCS} = 50 \text{ M}\Omega$. The transistor parameters are: $\beta = 100$, $V_{A1} = V_{A2} = 100 \text{ V}$, $V_{A3} = V_{A4} = 60 \text{ V}$, and $V_{A5} = \infty$.

- (a) **Calculate I_O** such that the dc currents in the differential amplifier are **balanced**, that is $I_1 = I_2 = I_3 = I_4$. [10 marks]
- (b) **Calculate** the open-circuit differential-mode voltage gain A_d . [15 marks]
- (c) **Determine R_L** such that the differential-mode voltage gain is reduced to **90%** of its open-circuit value. [8 marks]
- (d) **Design a better active load circuit** that can replace the active load in **Figure 1**. **Discuss** why your design is better than the circuit in **Figure 1**. [7 marks]

Answer for Question 1




Figure 1

Answer for Question 1

(a)

$$\begin{aligned}
 I_O &= I_{B5} && [1] \\
 I_{B5} &= I_{E5}/(1 + \beta) && [1] \\
 &= (I_{B3} + I_{B4}) / (1 + \beta) && [2] \text{ must indicate currents in Figure 1} \\
 &= (I_{C3} + I_{C4}) / [\beta (1 + \beta)] && [1] \\
 &= (I_{C1} + I_{C2}) / [\beta (1 + \beta)] && [1] \\
 &= (I_{E1} + I_{E2}) / [(1 + \beta)(\beta)(1 + \beta)] && [1] \\
 &= I_Q / [(1 + \beta)(\beta)(1 + \beta)] && [1] \\
 &= (100)(0.2\text{m}) / [(101)(100)(101)] && [1] \\
 &= 19 \text{ nA} && [1]
 \end{aligned}$$

(b) $I_{C2} = I_E / (1 + \beta) = I_Q / [2(1 + \beta)] = (100)(0.2\text{m}) / 2(101) = 0.0990 \text{ mA}$ [1]
 [1]
 [1]

$$\begin{aligned}
 r_{O2} &= V_{A2} / I_{C2} = 100 / 0.0990 \text{ m} = 1.01 \text{ M}\Omega && [3] \\
 r_{O4} &= V_{A4} / I_{C4} = 60 / 0.0990 \text{ m} = 606.1 \text{ k}\Omega && [2] \\
 R_O = r_{O2} \parallel r_{O4} &= 1.01\text{M} \parallel 606.1\text{k} = 378.8 \text{ k}\Omega && [2]
 \end{aligned}$$

$$g_m = I_{C2} / V_T = (0.0990\text{m}) / (0.026) = 3.808 \text{ mA/V} \quad [2]$$

$$A_d = g_m(R_O) = (3.808 \text{ m})(378.8 \text{ k}) = 1442 \quad [3]$$

(c) New $R_{ON} = R_O \parallel R_L = R_O R_L / (R_O + R_L) = (90\%)(1442) = 1298$ [2]
 [1]

$$\begin{aligned}
 \text{Thus } 1298 &= g_m(R_{ON}) = [g_m R_O R_L] / (R_O + R_L) && [2] \\
 1298(R_O + R_L) &= 1442 R_L \\
 R_L &= (1298 R_O) / (1442 - 1298) && [3] \\
 &= (1298)(378.8\text{k}) / 144 = 3414 \text{ k}\Omega
 \end{aligned}$$

(d) Use cascode current source as active load [2]
 Draw the circuit incorporated in diff-amp [1]
 OR

Use wilson current source as active load
 Advantage: Increases output resistance of the diff-amp, help reduces the loading effect when load is connected because output resistance of cascode configuration is r_{O4} which is at least 10X larger than that in the circuit in Figure 1.
 This larger output resistance definitely increase the differential mode voltage gain of the diff-amp. [2]

Disadvantage: The dc level shifts at the output need to be corrected. [1]

NOTE: Part (d) can have any reasonable and logical answer provide the justification.

Question 2 [30 marks]

A **Class-B output stage**, with a complementary pair transistors, as in **Figure 2** has $V_{CC} = \pm 10$ V, $V_{BE(\text{on})} = 0.6$ V, and $R_L = 100 \Omega$. The output signal voltage is $v_o = 10 \sin \omega t$ V. The average power supplied by V^+ and V^- to a **Class-B** output stage is given as $2V_{CC}[V_p/(\pi R_L)]$.

- (a) **Determine** the input voltage, V_I , to ensure that $V_O = 0$. **Sketch** the voltage transfer characteristics of the output stage. [5 marks]
- (b) **Describe** the operation of a *complementary push-pull* output stage based on **Figure 2**. [3 marks]
- (c) **Calculate** the average power to the load, \bar{P}_L . [6 marks]
- (d) **Calculate** the average power dissipated in **each transistor**. [6 marks]
- (e) **Determine** the conversion efficiency, η , of the output stage. [10 marks]

Answer for Question 2





Figure 2

Answer for Question 2

- (a) The cut-in voltage is 0.6 V, so, $-0.6 \leq V_I \leq 0.6$ V [2].

The voltage transfer characteristics of the output stage is:

[5 marks]



- (b) Q_n conducts during the positive half of the input cycle [1] and Q_p conducts during the negative half-cycle [1]. Only one transistor conducts at one time [1].

[3 marks]

- (c) Calculate the average power to the load, \overline{P}_L .

[6 marks]

$$\overline{P}_L = \frac{1}{2} \frac{V_E^2}{R_L} \quad [2]$$

$$\overline{P}_L = \frac{1}{2} \frac{(10)^2}{100} \quad [2]$$

$$\overline{P}_L = \underline{0.5 \text{ W}} \quad [2]$$

- (d) Calculate the average power dissipated in each transistor.

[6 marks]

For $0 \leq \omega t \leq \pi$;

$$\overline{P}_Q = \frac{V_{CC} V_E}{\pi R_L} - \frac{V_E^2}{4 R_L} \quad [2]$$

$$\overline{P}_Q = \frac{(10)(10)}{100\pi} - \frac{10^2}{4(100)} \quad [2]$$

$$\overline{P}_Q = \underline{0.06826 \text{ W}} \quad [2]$$

- (e) Determine the conversion efficiency, η , of the output stage.

[10 marks]

$$\overline{P}_S = 2V_{CC} \left(\frac{V_E}{\pi R_L} \right) \quad [2]$$

$$\overline{P}_S = 2(10) \left(\frac{10}{100\pi} \right) \quad [2]$$

$$= \underline{0.6365 \text{ W}} \quad [2]$$

Hence,

$$\eta = \frac{\overline{P}_L}{\overline{P}_S} \times 100\% \quad [2]$$

$$= 0.5/0.6365 \times 100\% = \underline{78.5\%} \quad [2]$$

Question 3 [30 marks]

A simplified bipolar op-amp is designed as shown in **Figure 3**. *Note that biasing for amplifiers in the circuit is provided by two-transistor current mirrors.* Study the figure carefully. Neglect base currents. Assume parameters for all transistors are: $V_{BE(on)} = 0.7V$, $\beta = 100$, and $V_A = \infty$.




Figure 3

- (a) Referring to **Figure 3**, given $I_Q = 1 \text{ mA}$. Find I_{C2} , I_{R4} , I_{R5} , v_{O2} , and v_{O3} for $v_1 = v_2 = 0 \text{ V}$. [15 marks]
- (b) With small-signal analysis values for A_{d1} , $r_{\pi3}$, R_{i2} , and A_2 can be found using the following formula:

$$A_{d1} = \left(\frac{V_{o2}}{v_d} \right) = \frac{g_{m2}}{2} (R_C \parallel R_{i2})$$

$$r_{\pi3} \cong \beta r_{\pi4}$$

$$R_{i2} = r_{\pi3} + (1 + \beta)r_{\pi4}$$

$$A_2 \cong \frac{I_{R4}}{2V_T} (R_5)$$

Calculate A_{d1} , A_2 , and the total overall small-signal voltage gain, A_d . [15 marks]

Answer for Question 3

(a)

Given $I_Q = 1 \text{ mA}$

$$I_{C2} = I_Q / 2 = 0.5 \text{ mA} \quad [3]$$

$$v_{O2} = V^+ - I_{C2} R_C = 10 - (0.5\text{m})(10\text{k}) = 5 \text{ V} \quad [3]$$

$$I_{R4} = (v_{O2} - 2 V_{BE(\text{on})}) / (R_4) \\ = (5 - 1.4) / (11.5\text{k}) = 0.313 \text{ mA} \quad [3]$$

$$I_{R5} \approx I_{R4} \text{ (neglecting base currents)} = 0.313 \text{ mA} \quad [3]$$

$$v_{O3} = V^+ - I_{R5} R_5 = 10 - (0.313\text{m})(5\text{k}) = 8.44 \text{ V} \quad [3]$$

(b)

Using $I_{C2} = 0.5 \text{ mA}, I_{R4} = 0.313 \text{ mA}$:

$$A_{d1} = (g_m / 2)(R_C \parallel R_{i2})$$

$$g_{m2} = I_{C2} / V_T = (0.5\text{mA}) / (26\text{mV}) = 19.23 \text{ mA/V} \quad [2]$$

$$r_{\pi4} = \beta V_T / I_{R4} = (100 \times 26\text{m}) / (0.313\text{m}) = 8.306 \text{ k}\Omega \quad [2]$$

$$r_{\pi3} \approx \beta r_{\pi4} = 830.6 \text{ k}\Omega \quad [2]$$

$$R_{i2} = r_{\pi3} + (1 + \beta) r_{\pi4} \\ = 830.6\text{k} + (101)(8.306\text{k}) = 1669.5 \text{ k}\Omega \quad [2]$$

$$A_{d1} = (19.23\text{m}/2)(10\text{k} \parallel 1669.5\text{k}) = 95.58 \quad [2]$$

$$A_2 \approx (I_{R4} / 2V_T) R_5 = (0.313\text{m} / (2 \times 26\text{m}))(5\text{k}) = 30 \quad [2]$$

$$A_3 \approx 1 \quad [1]$$

$$A_d = A_{d1} A_2 A_3 = 95.58 \times 30 \times 1 = 2867 \quad [2]$$