

Name:
Student ID Number:
Section:
Lecturer: Dr Fazrena Azlee/Dr Azni Wati/ Dr Jamaludin/Dr Jehana Ermy/ Ms Zarrin

**UNIVERSITI
TENAGA
NASIONAL**



<p>College of Engineering Department of Electronics and Communication Engineering</p>
--

Test 2

SEMESTER 1, ACADEMIC YEAR 2016/2017
(SOLUTION)

Subject Code : **EEEB273**
 Course Title : **Electronics Analysis & Design II**
 Date : **19 August 2016**
 Time Allowed : **1½ hours**

Instructions to the candidates:

1. Write your Name, Student ID number, and Section number. Indicate your Lecturer.
2. Write all your answers **using pen. DO NOT USE PENCIL** except for the diagram.
3. **ANSWER ALL QUESTIONS.**
4. **WRITE YOUR ANSWER ON THIS QUESTION PAPER.**
5. For all calculations, use $V_T = 26 \text{ mV}$ when necessary.

NOTE: DO NOT OPEN THE QUESTION PAPER UNTIL INSTRUCTED TO DO SO.



GOOD LUCK!



Question No.	1	2	3	Total
Marks				

Question 1 [30 marks]

A differential amplifier is shown in **Figure 1**. The circuit parameters are given as $V^+ = 10\text{ V}$, $V^- = -10\text{ V}$, and $I_Q = 1.5\text{ mA}$. The NMOS transistor parameters are $V_{TN} = 0.4\text{ V}$, $k'_n = 100\ \mu\text{A/V}^2$, $\lambda_n = 0.025\text{ V}^{-1}$, $(W/L)_{1,2} = 5$ and $(W/L)_8 = 20$. The PMOS transistor parameters are $V_{TP} = -0.4\text{ V}$, $k'_p = 40\ \mu\text{A/V}^2$, $\lambda_p = 0.04\text{ V}^{-1}$ and $(W/L)_{3,4} = 10$.

- i. Determine the **range of the output voltage, v_o** , for the differential amplifier. [15 marks]
- ii. Define **common mode rejection ratio, CMRR**. How can the circuit in **Figure 1** be **redesigned to improve** its CMRR? Explain what will happen to the **range of the output voltage** calculated in part i) if the circuit is redesigned. [5 marks]
- iii. Find the **output resistance, R_o** , of the differential amplifier. [10 marks]

Answer for Question 1(i) – 15 marks

$$V_o(\text{max}) = V^+ - V_{SD4}(\text{sat}) \quad [2]$$

$$I_{D1} = I_Q / 2 = I_{D2} = I_{D3} = I_{D4} = 1.5\text{mA} / 2 = 0.75\text{mA}$$

$$V_{SG4} \Rightarrow I_{D4} = \left(\frac{k'_p}{2} \right) \left(\frac{W}{L} \right)_4 (V_{SG4} + V_{TP})^2$$

$$0.75\text{m} = \left(\frac{40\mu}{2} \right) (10) (V_{SG4} + (-0.4))^2$$

$$\rightarrow V_{SG4} = 2.336\text{V} \quad [2]$$

$$V_{SD4}(\text{sat}) = V_{SG4} + V_{TP} = 2.336 + (-0.4) = 1.937\text{V} \quad [1]$$

$$V_o(\text{max}) = 10 - (1.937) = 8.06\text{V} \quad [1]$$

$$V_o(\text{min}) = V_{DS2}(\text{sat}) + V_{DS8}(\text{sat}) + V^- \quad [2]$$

$$V_{GS2} \Rightarrow I_{D2} = \left(\frac{k'_n}{2} \right) \left(\frac{W}{L} \right)_2 (V_{GS2} - V_{TN})^2$$

$$0.75\text{m} = \left(\frac{100\mu}{2} \right) (5) (V_{GS2} - 0.4)^2$$

$$\rightarrow V_{GS1} = 2.132\text{V} \quad [2]$$

$$V_{DS2}(\text{sat}) = V_{GS2} - V_{TN} = 2.132 - 0.4 = 1.732\text{V} \quad [1]$$

$$V_{GS8} \Rightarrow I_{D8} = \left(\frac{k'_n}{2} \right) \left(\frac{W}{L} \right)_8 (V_{GS8} - V_{TN})^2$$

$$0.75\text{m} = \left(\frac{100\mu}{2} \right) (20) (V_{GS8} - 0.4)^2$$

$$\rightarrow V_{GS8} = 1.625\text{V} \quad [2]$$

$$V_{DS8}(\text{sat}) = V_{GS8} - V_{TN} = 1.625 - 0.4 = 1.225\text{V} \quad [1]$$

$$V_o(\text{min}) = 1.732 + 1.225 + (-10) = -7.04\text{V} \quad [1]$$

Answer for Question 1(ii) – 5 marks

- Common mode rejection ratio, CMRR: Ability of Differential amplifier circuit to reject common-mode input signal. Ideally CMRR is infinity. [1.5 marks]

$$CMRR = \left| \frac{A_d}{A_{cm}} \right| \quad [1 \text{ mark}]$$

- For Figure 1, CMRR is improved by lowering its common mode gain A_{cm} [0.5 marks]
- A_{cm} is decreased by using a current source circuit with higher output resistance, for example Cascode, Wilson or Widlar current source. [1 mark]
- Using Cascode, Wilson or Widlar as biasing circuit will increase the voltage across the current source, therefore the value of $V_{O(\min)}$ calculated in part i) will be increased, i.e. the output voltage range is reduced. [1 mark]

Answer for Question 1(iii) – 10 marks

$$R_o = (r_{o2} \parallel r_{o4}) \quad [2]$$

$$r_{o2} = \frac{1}{\lambda_n I_{D2}} = \frac{1}{(0.025)(0.75m)} = 53.33k\Omega \quad [3]$$

$$r_{o4} = \frac{1}{\lambda_p I_{D4}} = \frac{1}{(0.04)(0.75m)} = 33.33k\Omega \quad [3]$$

$$R_o = (r_{o2} \parallel r_{o4}) = (53.33k \parallel 33.33k) = 20.51k\Omega \quad [2]$$

Question 2 [30 marks]

(a) The circuit in **Figure 2** has a pair of npn bipolar transistors as input devices and three-pnp-bipolar-transistor circuit connected as an active load. The differential amplifier circuit is biased with a constant current source $I_Q = 0.2 \text{ mA}$ that has an output resistance $R_{OCS} = 50 \text{ M}\Omega$. The transistor parameters are: $\beta = 100$, $V_{A1} = V_{A2} = 100 \text{ V}$, $V_{A3} = V_{A4} = 60 \text{ V}$, and $V_{A5} = \infty$.

- i. **Calculate the open-circuit differential-mode voltage gain A_d .** [12 marks]
- ii. **Determine R_L such that the differential-mode voltage gain is reduced to 80% of its open-circuit value.** [8 marks]

Answer for Question 2(a)

$$\begin{aligned} \text{(i)} \quad I_{C2} &= \beta I_E / (1 + \beta) && [1] \\ &= \beta I_Q / [2(1 + \beta)] && [1] \\ &= (100)(0.2\text{m}) / 2(101) = 0.0990 \text{ mA} && [1] \end{aligned}$$

$$r_{O2} = V_{A2} / I_{C2} = 100 / 0.0990\text{m} = 1.01 \text{ M}\Omega \quad [2]$$

$$r_{O4} = V_{A4} / I_{C4} = 60 / 0.0990 \text{ m} = 606.1 \text{ k}\Omega \quad [2]$$

$$R_O = r_{O2} \parallel r_{O4} = 1.01\text{M} \parallel 606.1\text{k} = 378.8 \text{ k}\Omega \quad [2]$$

$$g_m = I_{C2} / V_T = (0.0990\text{m}) / (0.026) = 3.808 \text{ mA/V} \quad [2]$$

$$A_v = g_m(R_O) = (3.808 \text{ m})(378.8 \text{ k}) = 1442 \quad [1]$$

$$\begin{aligned} \text{(ii)} \quad \text{New } R_{ON} &= R_O \parallel R_L && [2] \\ &= R_O R_L / (R_O + R_L) \end{aligned}$$

$$A_{vN} = (80\%)(1442) = 1153.6 \quad [1]$$

$$\text{Thus } 1153.6 = g_m(R_{ON}) = [g_m R_O R_L] / (R_O + R_L) \quad [2]$$

$$1153.6(R_O + R_L) = 1442 R_L$$

$$\begin{aligned} R_L &= (1153.6 R_O) / (1442 - 1153.6) \\ &= (1153.6 \times 378.8\text{k}) / (288.4) = 1515.2 \text{ k}\Omega \quad [3] \end{aligned}$$

OR (can be accepted)

$$\text{(i)} \quad I_{C2} = I_Q / 2 = 0.2\text{m} / 2 = 0.1 \text{ mA} \quad [3]$$

$$r_{O2} = V_{A2} / I_{C2} = 100 / 0.1\text{m} = 1 \text{ M}\Omega \quad [2]$$

$$r_{O4} = V_{A4} / I_{C4} = 60 / 0.1\text{m} = 600 \text{ k}\Omega \quad [2]$$

$$R_O = r_{O2} \parallel r_{O4} = 1\text{M} \parallel 600\text{k} = 375 \text{ k}\Omega \quad [2]$$

$$g_m = I_{C2} / V_T = (0.1\text{m}) / (0.026) = 3.846 \text{ mA/V} \quad [2]$$

$$A_v = g_m(R_O) = (3.846\text{m})(375\text{k}) = 1442 \quad [1]$$

$$\begin{aligned} \text{(ii) New } R_{ON} &= R_O \parallel R_L & [2] \\ &= R_O R_L / (R_O + R_L) \end{aligned}$$

$$A_{vN} = (80\%)(1442) = 1153.6 \quad [1]$$

$$\text{Thus } 1153.6 = g_m(R_{ON}) = [g_m R_O R_L] / (R_O + R_L) \quad [2]$$

$$1153.6(R_O + R_L) = 1442 R_L$$

$$\begin{aligned} R_L &= (1153.6 R_O) / (1442 - 1153.6) \\ &= (1153.6 \times 378.8\text{k}) / (288.4) = 1515.2 \text{ k}\Omega \quad [3] \end{aligned}$$




Figure 2

(b) Refer to **Figure 3**. It is given that $I_Q = I_{R4} = I_{R6} = 0.4 \text{ mA}$, and $I_{R7} = 2 \text{ mA}$. Neglect base currents and assume $V_{BE(\text{on})} = 0.7 \text{ V}$ for all transistors except Q_8 and Q_9 in the Widlar circuit. From small-signal analysis, $R_{i2} = 1.3 \text{ M}\Omega$. Calculate the overall gain of the circuit, $A_d = v_o/v_d$. State any assumptions. Assume $\beta = 100$ and $V_A = \infty$. It is given that the gain of the Darlington Pair can be calculated using:

$$A_{v2} = \left(\frac{I_{R4}}{2V_T} \right) (R_5 \parallel R_{i3}) \quad [10 \text{ marks}]$$




Figure 3

Answer for Question 2(b)

$A_d = v_o/v_d = A_{d1} \times A_{v2} \times A_{v3}$ [1 mark]

$A_{d1} = \frac{1}{2} g_{m1}(R_c || r_{o2} || R_{i2})$ [1 mark]

$I_{c1} = I_Q/2 = 0.4\text{mA}/2 = 0.2\text{mA}$
 $g_{m1} = I_{c1}/V_T = 0.2\text{mA}/26\text{mV} = 7.692 \text{ mA/V}$ [1/2 marks]

r_{o2} infinity

$\rightarrow A_{d1} = \frac{1}{2} (7.692 \text{ m})(20\text{k} || 1.3\text{M}) = \frac{1}{2} (7.692 \text{ m})(19.7\text{k})$
 $= 75.75 \text{ V/V}$ [1/2 marks]

$A_{v2} = (I_{R4}/2V_T)(R_5 || R_{i3})$

$R_{i3} = r_{\pi 5} + (1+\beta)R_{E'}$ [1 mark]
 $R_{E'} = R_6 + (R_{b6} || R_{c9}) = R_6 + R_{b6}$ since R_{c9} infinity [1 mark]
 $R_{b6} = r_{\pi 6} + (1+\beta)R_7$ [1 mark]

$r_{\pi 6} = \beta V_T/I_{c6} = (100)(26\text{mV})/2\text{mA} = 1.3\text{k}\Omega$ [1/2 marks]
 $r_{\pi 5} = \beta V_T/I_{c5} = (100)(26\text{mV})/0.4\text{mA} = 6.5\text{k}\Omega$ [1/2 marks]

$R_{b6} = 1.3\text{k} + (1+100)(5\text{k}) = 506.3\text{k}\Omega$ [1/2 marks]
 $R_{E'} = R_6 + R_{b6} = 16.5\text{k} + 506.3\text{k} = 522.8\text{k}\Omega$
 $R_{i3} = r_{\pi 5} + (1+\beta)R_{E'} = 6.5\text{k} + (1+100)(522.8\text{k}) = 52.81 \text{ M}\Omega$ [1/2 marks]

$\rightarrow A_{v2} = (0.4\text{mA}/2 \times 26\text{mV})(5\text{k} || 52.81\text{M}) = 38.46 \text{ V/V}$ [1/2 marks]

$A_{v3} = 1 \text{ V/V}$ [1 mark]

$\rightarrow A_d = v_o/v_d = 75.75 \times 38.46 \times 1 = 2913 \text{ V/V}$ [1/2 marks]

Question 3 [40 marks]

- (a) **Compare and contrast** the output stage classes (namely **class-A**, **class-B**, and **class-AB**). You might consider the **keywords**: percent (%) of time the output transistors are conducting; the power conversion efficiency; quiescent bias current; power dissipation. [15 marks]

Answer for Question 3(a)

	percent (%) of time the output transistors are conducting	power conversion efficiency	quiescent bias current
Class-A	<i>entire cycle of the input signal</i> [2 marks]	$\eta(\text{max}) = \frac{1}{4} \Rightarrow 25\%$ [2 marks] rarely used in high-power applications	Output transistor is <i>biased at a quiescent current I_Q</i> [1 mark]
Class-B	<i>Exactly one-half of each sine-wave input cycle</i> [2 marks]	$\eta(\text{max}) = \frac{\pi}{4} \Rightarrow 78.5\%$ [2 marks]	Zero quiescent current [1 mark]
Class-AB	<i>slightly more than half a cycle of the input signal</i> [2 marks]	Power conversion efficiency in between class-A and class-B [2 marks]	<i>biased at a small quiescent current I_Q</i> [1 mark]

(b) Consider the emitter follower of the **class-A** output stage shown in **Figure 4**. The circuit parameters are: $V^+ = 7.5 \text{ V}$, $V^- = -7.5 \text{ V}$, and $R_L = 2 \text{ k}\Omega$. Assume all transistors are matched with $V_{BE(on)} = 0.7 \text{ V}$ and $V_{CE(sat)} = 0.5 \text{ V}$. Neglect base currents in your calculations.

- i) Find the value of R_1 that gives the maximum possible output range. [10 marks]
- ii) Sketch the output current waveform (i_{C1}) for one complete input cycle. [5 marks]
- iii) Calculate the power conversion efficiency, η , for this output stage. [10 marks]

Answer for Question 3(b)




Figure 4

(i)

$$-i_{L\max} = -v_{O\max} / R_L \quad [1]$$

$$-v_{O\max} = V^- + V_{CE1(sat)} = -7.5 + 0.5 = -7V \quad [2]$$

$$-i_{L\max} = \frac{7}{2k} = 3.5mA = |I| \quad [2]$$

$$R = \frac{V^+ - V_{BE2} - V^-}{I} = \frac{7.5 - 0.7 - (-7.5)}{3.5m} = 4.086k\Omega \quad [2]$$


(ii)

$$v_{o(\max)} = V^+ - V_{CE2(sat)} = 7.5 - 0.5 = 7V \quad [1.5]$$

$$i_{L(\max)} = v_{o(\max)} / R_L = 3.5mA \quad [1.5]$$

$$i_{C1\min} = I + i_{L\min} = 3.5m + (-3.5m) = 0 \quad [1]$$

$$i_{C1\max} = I + i_{L\max} = 3.5m + 3.5m = 7mA \quad [1]$$



(iii)

$$\bar{P}_L = \frac{1}{2} \frac{V_p^2}{R_L} = \frac{1}{2} \frac{7^2}{2k} = 12.25mW \quad [1.5]$$

$$\bar{P}_S = \bar{P}_S^+ + \bar{P}_S^- = (V^+ - V^-)(I) + (0 - V^-) \cong 3(7.5)(3.5m) = 78.75mW \quad [2]$$

$$\eta = \frac{\bar{P}_L}{\bar{P}_S} = \frac{12.25}{78.75} = 0.1556 \quad [1.5]$$