

## **Lab Module 7: Parity Checker**

### **Question 1**

Design a circuit for an odd parity generator P for three input variable x, y, z. Derive the truth table.

### **Question 2**

Design a circuit for an even parity generator P for four input variable a,b,c,d. Derive the truth table.